

ECE 444 / ECE 544 /

CS 444 / CS 544

Supervisory Control and Critical Infrastructure Systems

Session 21

Limits



unlimited integrator output

windup

upper limit

static

dynamic limit

input error

lower limit

(non-windup limited)

Dynamic Limiter limits



windup limited

Static Limiter



- discrete logic circuits
 - Latches / Flip Flaps

- PLA, PAL ...

→ Complex programmable logic devices (CPLDs)

- Field Programmable gate arrays (FPGA)

Programmable systems on chip

(Program hardware connections)

- Verilog / VHDL

- moderns have processor core(s)

- Move bit patterns around

- Data

↳ process data - information

- Why bits (and not analog signals) ?

- Noise immunity

→ Data is stable (immutable) as it goes through steps/levels

- Universal Formats

↳ ASCII

Unicode (16 bit)

- Good enough for the task

121 2/11

U
I

Numbers, money, pixels, etc....

CS&ECE 444/544

Lecture 20

- Enormous (and growing) infrastructure to manage, process, transmit bits - Digital

- tools

- bits are bits → application specific hardware not as common

- hardened equipment for industrial environment

U
I

Processor Implementation:

CS&ECE 444/544


Lecture 20

- Universal stored program computer

ALU - arithmetic logic unit

SISO
single input
single output

Sequential Stored Program Computer Architecture



✓ Von Neumann and Harvard models

Fetch and execute instructions sequentially.

12/3/11


SCADA Protocols IEC 60870-5

Power System Specific

- IEC 60870-5 is a collection of standards for SCADA
 - » DNP3 was developed at same time – out of draft version
- IEC 60870-5-101
 - » Serial over low bandwidth channel
 - » First version in 1994 – called T101
- IEC 60870-5-104 **T104**
 - » Specifies the TCP/IP suite in the network and transport layers to provide LAN or WAN operation
 - » Added in 2000




IEC 60870-5 in OSI Model




12/11/22

T101 Message Format




T101 in TCP/IP

- Defines network operation of T101 over TCP/IP



- Application Protocol Control Information (ACPI) is a control field




L21 5/11

CS&ECE 444/544

SCADA Protocols: MODBUS

Lecture 21

- Created in 1970's by Modicon
 - » Has passed through several owners over the years
 - » Initial developed for PLC
 - » Widespread use made it a de-facto standard
- <https://modbus.org>



Supervisory Control &
Critical Infrastructures

5

Spring 2024


5

CS&ECE 444/544

SCADA Variants

Lecture 21

- MODBUS ASCII
 - » ASCII symbols
- MODBUS RTU
 - » Binary digital data messages *- serial*
- MODBUS Plus
 - » Extension from one group – not widely used *- design for Token Ring*
- MODBUS TCP/IP
- MODBUS UDP *2 universal datagram protocol*



Supervisory Control &
Critical Infrastructures

6

Spring 2024

6

SUNSPEC MODBUS - specific to PV inverters

11/9 127


3

CS&ECE 444/544

Lecture 21

MODBUS Pros

- Easy to read/troubleshoot
- Has server device addressing
- Has built-in data integrity checking (CRC)
- Readily available on most devices
- Since sent over physical media can observe traffic to troubleshoot
 - » Serial COM port sniffer
 - » Wireshark or similar TCP/IP or UDP



Supervisory Control &
Critical Infrastructures

9

Spring 2024


9

CS&ECE 444/544

Lecture 21

MODBUS Pros and Cons

- Pros
 - » Easy to read/troubleshoot
 - » Has server device addressing
 - » Has built-in data integrity checking (CRC)
 - » Readily available on most devices
- Cons
 - » Message start/start all time based
 - » Does not have client device addressing
 - » Message size limitations slows updates, especially on serial channels
 - » No data quality, timestamps without adding special logic
 - » While TCP/IP security is available, not commonly used



Supervisory Control &
Critical Infrastructures

10

Spring 2024

10

secure version of MODBUS

L21 7/11

Time Synchronized Phasor Measurements

CS&ECE 444/544

Lecture 21

- What is a “synchrophasor”?
 - » A synchrophasor is a phasor measurement with respect to an absolute time reference.
 - » Allows determination of absolute phase relationship between quantities at different locations in a power system



Supervisory Control & Critical Infrastructures

1

Spring 2024


1

First, how do we define a phasor?

CS&ECE 444/544

Lecture 21

- start from sinusoidal waveform
- magnitude V_m
- angle θ_v
- frequency ω



Supervisory Control & Critical Infrastructures

2

Spring 2024

θ_v is a relative angle compared to a reference


$$|V| = \frac{V_m}{\sqrt{2}}$$

$$= |V| e^{j\theta_v} \quad || \frac{1}{\sqrt{2}}$$
$$= |V| (\cos\theta_v + j\sin\theta_v)$$

Euler's identity

1

11/6 127



In a meter or protective relay

- one measurement is assigned as a reference
- angles of other variables are relative to that reference
- usually reference is a voltage

Reference Angle is not too
Difficult in a Substation

CS&ECE 444/544

Lecture 21

- common clock reference
to all devices in the
station

LFRIG-B

- could define a reference
for all measurements in station



Supervisory Control &
Critical Infrastructures

3

Spring 2024

3

→ How about substation to substation?

Benefits of External
Reference

CS&ECE 444/544

Lecture 21

- Phadke and Thorpe → GPS clock signals
- Slow adoption



Supervisory Control &
Critical Infrastructures

4

Spring 2024

4

L21 W1